

200




FIG. 1
PRIOR ART




FIG. 2




FIG. 3





FIG. 4

```

graph LR
    A[IF DETECTION SIGNAL fA > VthA AND ĉ = (0)] --> B[IF DETECTION SIGNAL fA < VthA AND ĉ = (1)]
    B --> C[CORRECTION]
    C --> D[ĉ => {1}]
    C --> E[ĉ => {0}]

```

IF DETECTION SIGNAL $f_B > V_{thB}$ AND $\hat{c} = (0, 1, 0)$		$\hat{c} \Rightarrow \{1, 0, 1\}$
IF DETECTION SIGNAL $f_B < -V_{thB}$ AND $\hat{c} = (1, 0, 1)$		$\hat{c} \Rightarrow \{0, 1, 0\}$




FIG. 6





FIG. 7

BIT ERROR RATE VS SNR

BIT ERROR RATE



▲ W/O POST PROCESSOR
○ WITH POST PROCESSOR

FIG. 8

ERROR DETECTION FILTER

32

$e(k)$: EEPR4 ERROR SIGNAL




FIG. 9